A repository holding my CV.
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

42 lines
1.6 KiB

3 years ago
3 months ago
1 year ago
2 years ago
3 months ago
2 years ago
3 months ago
2 years ago
3 years ago
3 months ago
3 years ago
3 years ago
3 years ago
  1. \section{Experience}
  2. \outerlist{
  3. \entrybig
  4. {\textbf{PRODAFT}}{\textit{ Den Haag, NL }}
  5. {\textit{ Developer \& Offensive Cyber Threat Intelligence Analyst }}{\textit{ September 2022 - Present }}
  6. \innerlist{
  7. \entry{Working on the backend infrastructure of a threat intelligence information dissemination product.}
  8. \entry{Development and implementation of graph-based algorithms using Neo4J: PageRank, Recommendation, Explainable AI, Risk Prediction.}
  9. \entry{Internal tool development for automating TI tasks, management of team members and collaborative knowledge management.}
  10. \entry{Creating both public and private reports sharing details on threat actors and their operations, TTPs, and IOCs.}
  11. }
  12. \vspace{0.2em}
  13. \entrybig
  14. {\textbf{Rotterdam Police Department}}{\textit{ Rotterdam, NL }}
  15. {\textit{ Intern at Team Zeden and TBKK }}{\textit{ April 2023 - July 2023 }}
  16. \innerlist{
  17. \entry{Worked on the development of an internal tool used for detection of encrypted containers in a live system or forensic evidence files.}
  18. }
  19. \vspace{0.2em}
  20. \entrybig
  21. {\textbf{TU Delft}}{\textit{ Delft, NL }}
  22. {\textit{ Teaching Assistant }}{\textit{ September 2022 - February 2024 }}
  23. \innerlist{
  24. \entry{Assisted in the teaching of the courses Object Oriented Programming, Computer Organization, Web \& Database Technologies and Embedded Software.}
  25. }
  26. \vspace{0.2em}
  27. \entrybig
  28. {\textbf{ASELSAN}}{\textit{ Ankara, TR }}
  29. {\textit{ Intern at Software and Hardware Design }}{\textit{ January 2020 - February 2020 }}
  30. \innerlist{
  31. \entry{Designed and produced a simple timing circuit \\ Learned the basics of FPGA design and developed a simple FPGA project using VHDL. }
  32. }
  33. }